The bus protocol layer is where all functional activities of the SoC design can be monitored, and should thus be the corner stone for any functional verification task. A Formal Verification IP is for ...